In recent years, there has been growing interest in behavioral (high-level) synthesis for testability. This is due to the fact that testability features, such as scan or built-in-self-test, may incur large overheads if introduced during logic synthesis in the later phase of the design cycle. Related previous work attempted to generate system-level test sets using hierarchical testability during behavioral synthesis. There the test generation scheme is independent of bit-width and is therefore capable of handling complex controller/data path circuits with large data path bit-width (e.g. 32) which has posed a serious challenge to logic-level sequential test generators. However, this previous work is not applicable when another high-level synthesis system is used. In this paper, we present techniques that add minimal test hardware to a given register-transfer level (RTL) circuit obtained by behavioral synthesis in order to ensure that all embedded modules in the circuit are hierarchically testable. An important by-product of our design for testability (DFT) procedure is a system-level test set that is guaranteed to deliver pre-computed module test sets to each module in the RTL circuit. This eliminates the need to apply gate-level sequential test generation to the combined controller-data path. We performed extensive experiments with several complex controller-data path circuits synthesized by three di erent high-level synthesis systems which do not target testability. The key advantages of our method, illustrated by these experiments, include: (i) the area, delay and power overheads incurred for testability are very low (the average area, delay and power overheads for a large number of benchmarks are 3.5%, 0.5% and 3.4%, respectively,) (ii) both the DFT hardware addition and test generation algorithms are independent of the data path bit-width (we generate test sets which have over 99% fault coverage in all the cases,) (iii) in test generation times, our method is 2-to-4 orders of magnitude faster than e cient gate-level sequential test generators and 1-to-3 orders of magnitude faster than e cient gate-level combinational test generators which assume full scan, and (iv) unlike many other DFT methods, our system-level test sets can be applied at speed. In addition, if C-testable modules are used in the data path, then the test application times are also comparable with that of gate-level sequential test generation. Even when such modules are not used, the test application times are 1-to-2 orders of magnitude smaller than what full scan would require.
Introduction
There are various DFT techniques available today to ease the task of sequential test generation. Among them, the most commonly used are full or partial scan 1]-4] and built-in-self-test (BIST) 4]. However, the area and delay overheads incurred by such schemes are not always small. Test application time is also a matter of concern in scan-based designs. The advantages of such methods are lower test generation time and higher fault coverage. A major disadvantage of the scan-based technique is that at-speed testing with the complete test set is not possible, i.e. all test vectors cannot be applied at the operational speed of the circuit. This is important in the light of recent studies which show that applying test vectors at operational speed detects more defective chips than applying tests with the same stuck-at fault coverage in a scan mode 5] . This has motivated researchers to investigate non-scan DFT techniques to make sequential circuits easily testable at speed 6, 7] .
In the last decade, designers of VLSI circuits have turned their attention to automating the synthesis of RTL circuits from a behavioral description 8]. The behavioral description of a circuit is usually given in a hardware description language like VHDL. This description is compiled into a control-data ow graph (CDFG), which is a directed graph with operation vertices, data variable arcs, conditionals, etc (when conditionals are not present, it is simply referred to as a data ow graph (DFG)). The operations are then scheduled to be performed in particular clock cycles. This process is known as scheduling. Then each operation of the CDFG is mapped to an execution unit (called module allocation) while each variable is mapped to a register (called register allocation). The execution units (or modules) are taken from a module library. After this, execution units and registers are appropriately connected with the help of interconnection units that could be multiplexers or buses. A controller is then synthesized to control the ow of data through the data path. The controller and the execution units, registers, and interconnection units together constitute the components of the RTL circuit.
Work on behavioral synthesis for testability is relatively recent. In 9, 10], self-loops in the data path were targeted to alleviate problems in BIST. In 11], full scan was integrated into behavioral synthesis. In 12, 13] , hardware sharing was exploited to reduce the number of loops for scan overhead minimization. In 14]-15], scheduling and allocation algorithms were presented for non-scan and partial scan test strategies. In 7] , a method called k-level testability was presented that makes RTL circuits more easily testable using non-scan techniques. A common feature of all the above methods is that they target gate-level sequential test generation. In spite of the improvement in testability that the above methods introduce, gate-level sequential test generation becomes very slow as the bit-width of the data path increases. To improve test generation time, symbolic observability and controllability descriptions can be used as described in 16] .
Hierarchical test generation uses high-level functional information from the design to speed up test generation 17]-20]. One approach to hierarchical test generation is to precompute the test sets for all the components and justify these test sets at the system level 18]. A high-level synthesis system called Genesis was described in 21, 22] which targets hierarchical testability. This system synthesizes RTL circuits from a behavioral description in such a way that the precomputed test sets of all the modules and registers are justi ed at the system level. It attains near 100% fault coverage for controller/data paths while reducing test generation time by 3-to-4 orders of magnitude. The area and delay overheads are either zero or very low.
The testability bene ts of all the above behavioral synthesis for testability schemes can be obtained only if behavioral synthesis is done in the speci ed fashion. In this paper we describe an e cient nonscan technique for achieving the testability bene ts akin to 21] for RTL controller-data path circuits synthesized by any behavioral synthesis system even if it does not target testability during synthesis. Our method uses hierarchical testability analysis concepts to symbolically identify points in the RTL circuit, generated by any behavioral synthesis system, which are bad from observability and/or controllability point of view. It then selectively inserts test multiplexers in a small subset of those points to make the circuit testable. Because of the great exibility in where test multiplexers can be inserted, critical paths can usually be avoided. We carried out a large number of experiments using RTL circuits synthesized by three behavioral synthesis systems (which target area, power and delay optimization, respectively) and obtained more than 99% fault coverage in all the cases for the combined controller/data paths even for large data path bit-widths (the test generation time of our method is actually independent of the bitwidth). Unlike most previous methods, we do not assume that the controller outputs that are fed to the data path are independently controllable (through scan or otherwise). The average area overheads for the benchmarks synthesized using the three synthesis systems were 2.8%, 4.7% and 4.2%, respectively, the average delay overheads were 0.4%, 0.6% and 1.6%, respectively, and the average power overheads were 2.6%, 4.8% and 4.2%, respectively. Our method is amenable to at-speed testing. The reduction in test generation time compared to e cient gate-level sequential test generation (combinational test generation which assumes full scan) is of 2-to-4 (1-to-3) orders of magnitude. The reduction in test application time over full scan is of 1-to-2 orders of magnitude. Figure 1 : Example data ow graph.
Preliminaries
The hierarchy most often exploited in hierarchical test generation has involved RTL and logic level. Genesis exploited the hierarchy involving behavior level and RTL 21, 22] . It used a hierarchical testability analysis scheme to aid behavioral synthesis. We will use a similar analysis scheme here to analyze the RTL circuits generated by other behavioral synthesis systems. Therefore, for completeness we next give a brief description of how this analysis is done. Genesis uses functional information of various operations to derive a set of justi cation and propagation paths, called test environment, for the operations in a given CDFG. This enables justi cation of any desired vector at the inputs of the operation (and hence the corresponding module in the circuit) through system primary inputs (PIs) and propagation of the values at the output of the operation (and the module) to system primary outputs (POs). Since justi cation and propagation are done symbolically, the test environment of an operation is independent of the operation/module test set and also the bit-width of the data path. This lends the method an important edge in test generation time. The concept of test environment is illustrated by the example given next.
Example 1: Consider the DFG of Figure 1 , where k 1 and k 2 are xed constants. To test operation , we need to control its inputs e and f and observe its output g. Let the desired test vector be v 1 at e and v 2 at f and the generated test response be v 3 . If we make primary input a = v 1 ? k 1 and b = v 2 ? k 2 , the desired test vector is justi ed at the inputs of and the test response v 3 can be observed at the system output g. Thus, the test environment for consists of arcs a; b; e; f; g. 2
We next need to de ne some terms. The input (output) variables of a CDFG are called its PIvariables (PO-variables), and the registers they are mapped to are called PI-registers (PO-registers). The PI-registers (PO-registers) are connected to PI-ports (PO-ports) which will be the input (output) pins of the chip when the circuit is fabricated. A PI-register is assumed to be directly controllable only at the \birth" time of the PI-variable mapped to it. It is assumed that the PI-port is directly controllable in any cycle. Similarly, the PO-port is directly observable in any cycle. General controllability of a variable y, C g (y), is a Boolean function that represents the ability of controlling y to any desired value by appropriately controlling the PI-variables. Similarly, we can de ne C 0 (controllability to 0), C 1 (controllability to 1), and C a1 (controllability to all ones). Observability O(y) is a Boolean function that represents the ability of observing variable y at a PO-variable or any other variable mapped to a PO-register. Veri ability V (y) is a Boolean function that represents the ability to verify the value of variable y with certainty either by controlling or observing it. Testability T(op) of an operation op in a CDFG is a Boolean function which represents the ability to simultaneously control its input variables to any arbitrary values from the system inputs and observe its output variable at some system output. Testability of a variable is de ned in a similar way. When the ability to control, observe, verify or test, as de ned above, is present then the corresponding Boolean function evaluates to 1, else 0. Thus, it is to be noted that unlike the traditional de nitions of controllability and observability, in our de nitions, controllability and observability (and hence veri ability and testability) can only have discrete values 0 and 1.
The test environment for a particular operation (and hence for the module to which it is mapped) is obtained by a series of property transformations which try to transform the symbolic inputs of the operation/module to symbolic system inputs and observe its output symbolically at a system output. To test a module after allocation, it is enough to generate a test environment for any one of the operations mapped to it. The required module-level test sets can be precomputed with any combinational test pattern generator and stored in a module test set library. The property transformation guarantees that the faulty module under test cannot interfere with the justi cation and propagation of vectors. Readers are referred to 22] for details of how test environments can be derived even in the presence of loops, reconvergent fanout, conditionals, multicycling, chaining, and structural pipelining.
The concept of test environments can also be used to test registers. It can be shown that a register of any bit-width can be fully tested for all stuck-at faults by supplying a set of four test vectors to it. The test environment for a register can be derived by controlling and observing any variable mapped to it. Multiplexers are, however, more tricky to handle. It is known that a set of four vectors is su cient to test a 2-to-1 multiplexer of any bit-width. However, the two inputs of a multiplexer need not simultaneously correspond to active variables in the CDFG. Therefore, it becomes di cult to address this problem by analyzing the CDFG. This can be tackled partially by analyzing the variables that happen to feed the idle port of the multiplexer during its testing cycle. Then these variables may be controlled to appropriate values for testing the multiplexer. If the idle port of the multiplexer is fed by the output of a module then a dummy operation is introduced into the CDFG to model that port during its testing cycle. Hierarchical testability analysis can be done on this modi ed CDFG. Due to the complex nature of this problem sometimes it is not possible to get a test environment for a multiplexer. However, the test set derived for the modules and registers does detect most of the multiplexer faults as well. This will be evident from the fault coverage numbers presented in the experimental results section.
Proposed Method
If testability is not addressed during behavioral synthesis, then many modules (registers) in the resultant RTL circuit may not have a test environment for any operation (variable) mapped to them. This problem becomes more severe in the presence of loops, reconvergent fanouts and constants in the CDFG. During the course of experiments we found in case of some single-input/single-output lters with a lot of constants, synthesized by a behavioral synthesis system which does not target testability, that it was not possible to generate the test environment for any of the modules in the circuit. Thus, when behavioral synthesis for hierarchical testability is not done, one way to tackle the problem is to add some test multiplexers to the synthesized RTL circuit to ensure that all modules become hierarchically testable (i.e. have a test environment). Generally, the addition of just one extra multiplexer can solve the testability problems in many modules simultaneously. Hence, overheads are minimal even for extreme cases of single-input/single-output lters. We follow this approach here.
Our aim is to rst try to multiplex variables which are hierarchically uncontrollable (i.e. for which C g or C 1 or C 0 or C a1 is 0) with constants or with other variables which are hierarchically controllable. Similarly, hierarchically unobservable variables (i.e. for which O = 0) can be multiplexed with variables which are hierarchically observable. This helps property transformations and improves testability. For example, if we multiplex constant 1 with a hierarchically uncontrollable variable at the input of a multiplier, we can provide observability to variables through its other input. This can be explained using the partial RTL circuit given in Figure 2 . Suppose we need to propagate the output of the adder through the multiplier. For this we need C 1 to be 1 at the side input x. However, suppose x is found not to be hierarchically controllable to 1. gates (obtained after redundancy removal from the test multiplexer). While multiplexing the left input of the multiplier with constant 1 solves the observability problem of the adder, it does not solve the controllability problem for testing the multiplier itself. For this, we would need to multiplex x with a hierarchically controllable variable for which C g is 1. Since C g implies C 1 , this would simultaneously solve both the observability problem of the adder and the controllability problem of the multiplier. Note that in the worst case one can use the PI(PO)-port to provide direct controllability (observability) to a hierarchically uncontrollable (unobservable) variable with the help of a test multiplexer.
The Design-for-Hierarchical-Testability algorithm
In this section, we formally de ne the Design-for-Hierarchical-Testability (DFHT) problem, and then describe our algorithm to add DFT hardware to an RTL circuit in order to make it hierarchically testable.
The DFHT problem is stated as follows. Given a CDFG G, an RTL circuit C that implements the behavior speci ed by G, the module and register allocation information A, a library of available DFT module types, L = fL 1 ; :::; L n g having associated costs of fC 1 ; :::; C n g, add a set of DFT module instances M = fM 1 ; :::; M m g to C such that: C becomes hierarchically testable upon the addition of fM 1 ; :::M m g.
The overhead incurred due to the addition of fM 1 ; :::; M m g is minimized.
The library L of available DFT module types we consider is fmux to a hierarchically controllable variable, mux to a hierarchically observable variable, mux to constant 0, mux to constant 1, and mux to other constantsg. This library was chosen to minimize overhead incurred and to enable at-speed testing of the RTL circuit. The overhead incurred due to the addition of fM 1 ; :::; M m g can be measured by using a function that re ects any speci c or a combination of design metrics such as area, delay, and power consumption. Note that we may create any number of instances of each DFT module type. For example, we could have the set M consisting of two instances of mux to constant 1 and one instance of mux to a hierarchically controllable variable.
In the rst condition of the problem statement, the term hierarchically testable is used to imply that for each embedded module in the RTL circuit, there exists a test environment that can be used to deliver its precomputed test set to it from system inputs, and propagate its response to system outputs. This is ascertained by using the hierarchical testability analysis (HTA) methods presented in 21, 22] . It can be shown that an exact solution of the DFHT problem can have exponential complexity in the worst case. Hence, e cient heuristics to solve this problem merit attention. We next describe a two-stage heuristic method that we have developed to solve this problem.
The pseudo-code for our algorithm to solve the DFHT problem is shown in Figure 3 . The procedure consists of two phases -a DFT addition phase which attempts to make C hierarchically testable by adding as little DFT as possible, followed by a DFT removal phase which aims at reducing the overhead incurred by removing a subset of the added DFT modules while preserving complete hierarchical testability of C. The algorithm works as follows. Initially, the Untestables list is initialized to contain all the components of the RTL circuit, and procedure HTA() is called to update the list to contain only components that are not hierarchically testable. HTA() takes as its input the CDFG, the RTL circuit, the register/module allocation information, and a list of components of the RTL circuit for which testability analysis needs to be performed. It searches for test environments for only those modules in the list it receives, and returns a list of modules for which it failed to generate a test environment. Thus, if HTA() is given an RTL circuit that is fully hierarchically testable, it will return the empty list, .
If the Untestables list is empty after the rst call to HTA() itself, the data path does not require any to it some DFT modules, procedure HTA() is called again to update the Untestables list. The steps of ADD DFT() and HTA() are repeated until the Untestables list becomes empty. When this happens, the DFT addition phase terminates and the DFT removal phase commences. The Untestables list is initialized to contain all components of C, and the routine REDUCE DFT() is called to remove an added DFT module from C. Then, the procedure HTA() is called to determine if the removal of the DFT module renders any components in C untestable. If it does, the removed DFT module is restored to C by calling the procedure, RESTORE REMOVED DFT(). This process is iterated until all the added DFT modules have been visited and either dropped or proven undroppable.
We would like to emphasize that procedure HTA() typically completes in a matter of a few seconds because it performs symbolic propagation and justi cation on the CDFG, and hence the problem size is much smaller than the problem size for, say, a logic-level test generation procedure. Hence, calling it multiple times from the procedure SOLVE DFHT() does not require much CPU time. Maintaining the list Untestables that contains the untestable components of the RTL circuit further improves the running time of the algorithm. That is because the size of the Untestables list decreases as the DFT addition phase progresses. Hence, HTA() needs to perform its analysis on fewer and fewer components until the list nally becomes empty, indicating that the DFT addition phase has completed. This is clearly borne out by experimental results presented in Section 4.
We next proceed to describe procedure ADD DFT() that chooses DFT modules to be added and places them in the RTL circuit so as to create a maximal impact on the hierarchical testability of the RTL circuit. In order to do this, we augment the CDFG data structure and procedure HTA() to collect some information while the test environment generation is performed in HTA(). The information thus obtained is then used to decide where to place DFT modules and what type of DFT modules to place. Each variable in the CDFG is augmented to contain a \badness count" for the variable. The badness count is a data structure that has six integer elds named C f g , C f 1 , C f 0 , C f a1 , V f , and O f (these elds respectively correspond to C g , C 1 , C 0 , C a1 , V , and O de ned in Section 2). HTA() uses a branch-andbound algorithm to determine whether a test environment exists for a component of the RTL circuit.
The branch-and-bound process consists of setting objectives (C g , C 1 , C 0 , C a1 , V , and O) on a variable v in the CDFG, using property transformations to propagate the objective forward or backward to result in objectives on other variables related to v through operations, and backtracking on a decision if it proves to be unsatis able. The C f g , C f 1 , C f 0 , C f a1 , V f , and O f elds in the badness count structure associated with a variable v keep track of the number of times an objective of C g , C 1 , C 0 , C a1 , V and O, respectively, was set on variable v and backtracked on. Thus, the elds re ect the number of times the corresponding objective was required, but not achieved, during the test environment generation process.
Since DFT module placement is targeted at only those components that are currently untestable, the badness count must be computed only during the test environment generation attempts for such components. There are two possible methods for achieving this. The rst option is to have a rst round of test environment generation in which no badness counts are computed, and then redo test environment generation for the untestable components alone, this time incrementing the badness count elds appropriately. This method potentially performs test environment generation twice for each component in the RTL circuit, and is hence clearly undesirable. The option that we use is to actually have two badness count structures associated with each variable -a \global badness count" and a \current badness count". The current badness count is reset before each test environment generation attempt, and incremented appropriately. If the test environment generation actually fails, then the current badness counts of all the variables are added to their global badness counts. Thus, the global badness counts capture the backtracking information for test environment generation attempts corresponding to untestable components alone. The extra memory required to store the badness counts is insignicant in practice because we only store badness count records for each variable in the CDFG, and that constitutes a small number even for relatively large CDFGs.
The pseudo-code for procedure ADD DFT() is given in Figure 4 . First, we compute a badness count for each register by summing up the corresponding elds in the badness counts of all the variables in the CDFG that are mapped to it (i.e., the C f g elds of all the variables mapped to the register are totalled to give the C f g for the register, then the C f 1 elds, and so on). Then a weight is computed for each register by adding up all the elds of its badness count. The register with the highest weight, R max , is selected for the addition of DFT. Note that in the process of adding up the eld totals to get the register weight, we are losing information about the exact nature of the testability problem at the register (i.e, whether the register su ers from a lack of C g and hence has a high C f g , or whether the register has an O problem and hence has a high O f , and so on). Hence, the weight of a register is used only to select which register to apply DFT to. The decision of what type of DFT module to add to the selected register is made based on the individual elds of the badness count for the register as follows. If the only non-zero eld of the register's badness count is the C f 0 or C f 1 or C f a1 or V f eld, then a test multiplexer is used to multiplex the chosen register's input to constant 0 or 1 or all 1's or any arbitrary constant, respectively. Since one of the inputs of the added test multiplexer has a constant and hence some redundant logic, we simplify the multiplexer by removing the redundant logic appropriately. Otherwise (i.e, if either the C f g eld of the register's badness count is non-zero or more than one of the above mentioned elds are non-zero), we use a test multiplexer to multiplex the input of the register with the output of another register that stores a hierarchically controllable variable or else with a suitable PI-port. Note that it is possible for C f 0 , C f 1 or C f a1 of a variable v to be non-zero without C f g of v also being non-zero. This is because HTA() may require C 0 , C 1 or C a1 to be set to 1 for the purpose of observability of some other variable. Since a module (register) can be declared to be hierarchically testable if any operation (variable) mapped to it has a test environment, it is possible that HTA() never required C g of v to be equal to 1. If the register has a non-zero O f , then its output is multiplexed with the input of a register that stores a hierarchically observable variable or else a suitable PO-port.
It is possible to augment procedure ADD DFT() to target reduction of the delay overhead incurred due to the addition of DFT modules as explained next. We can avoid adding DFT modules to the critical path, whenever possible, by checking if the highest weight register, R max , falls on a critical path. If it does, we choose the register with the next highest weight, and so on until we obtain an o -critical-path register.
There is one nal modi cation that needs to be made to the method of deriving test environments in procedure HTA() for it to perform testability analysis when test multiplexers have been added to the circuit. As explained previously, the test environment generation procedure sets objectives on variables in the CDFG, uses property transformations for transferring these objectives to assignments to primary inputs and outputs, and backtracks when con icting objectives are required at any variable in the CDFG. For example, an objective of C 0 on a variable and another objective of C 1 on the same variable are con icting. This situation is referred to as a variable objective con ict. The presence of test multiplexers introduces another kind of con ict that should be considered while performing test environment generation. To illustrate this, consider the case of a CDFG with just one primary input variable, as is the case with several digital lters. The RTL circuit that implements this CDFG would have only one PI-port. Further, assume that we have added two test multiplexers tm 1 and tm 2 to the RTL circuit at the inputs of registers R 1 and R 2 , respectively, such that tm 1 and tm 2 provide the means of directly loading values into R 1 and R 2 from the PI-port. Consider variables v 1 and v 2 mapped to registers R 1 and R 2 , respectively. Suppose that during the process of searching for a test environment, we need to justify objectives of C 0 and C 1 on v 1 provide two di erent values at the same PI-port, as above, we must backtrack. An analogous situation arises when we try to observe two variables through test multiplexers using the same PO-port in the same cycle. We refer to such con icts as port con icts.
We have extended the basic test environment search methods to detect and avoid port con icts by using a data structure called the port reservation table. We maintain one port reservation table for each PI-and PO-port of the RTL circuit. The port reservation table is an array of size equal to the number of cycles in the schedule for the CDFG. During test environment generation, whenever an objective is set that requires a value at a PI-port in a certain cycle of the schedule, we rst check to see if the port reservation table entry for the PI-port in that cycle is either unmarked or marked with a value that does not con ict with the current objective. If that is not the case, a port con ict has been detected and we backtrack. If a port con ict is not detected, we mark the port reservation table entry in the appropriate cycle to indicate that the PI-port has been reserved in that cycle, and proceed with the search for a test environment. A similar method is used when observing variables at PO-ports. Note that a port con ict could also occur between a test multiplexer, tm 1 , that directly uses a PI-port and a test multiplexer, tm 2 , that uses an internal hierarchically controllable variable because the use of tm 2 could translate to requirements on the values at a PI-port on applying suitable property transformations.
If a test environment for any component of the RTL circuit does not exist due to port con icts, it is possible to insert extra test cycles for the purposes of obtaining a test environment. This is possible if the circuit is slightly modi ed so that the controller and the rest of the data path registers retain their previous state, while the PI-ports are used to load values into the appropriate registers. This scheme is further explained later in this section. However, for all the benchmarks, we were able to obtain test environments without ever having to insert any test cycles.
One motivation for having a phase of DFT removal is that since the DFT addition is performed sequentially, test multiplexers added later could render some of the test multiplexers added earlier to be redundant, i.e., the earlier added multiplexers are no longer needed to provide hierarchical testability. The above phenomenon is exploited to further reduce the overhead required to provide testability. The pseudo-code for the procedure REDUCE DFT() is shown in Figure 5 . The procedure rst selects a DFT module to remove. During this step, it is su cient to examine only those DFT modules that we have not attempted to remove earlier. Thus, we attempt to remove each added DFT module only once. The order in which we visit DFT modules can in uence the number of modules that are dropped. There are two heuristics used to choose the next DFT module to drop from among all the unvisited DFT modules.
Since DFT modules added earlier during the DFT addition phase are usually the ones that get dropped, the DFT removal phase should visit DFT modules in the order in which they were added.
If each DFT module has an associated overhead, we give priority to dropping DFT modules that incur a higher overhead.
The two heuristics are combined as follows. First, we sort the DFT modules by the overhead incurred and consider only those module(s) that cause the highest overhead. It is commonly the case that there are multiple modules that incur the highest overhead. In such a situation, we apply the rst heuristic and select the DFT module from the restricted set that was added the earliest.
After the DFT removal phase terminates, the added DFT hardware is guaranteed to be minimal in the sense that no subset of the set of added DFT modules can provide complete hierarchical testability. Because of the exhaustive search required to determine the optimal number of test multiplexers needed to solve all module testability problems, it is di cult to determine how far our minimal solution is from the optimal. However, since our experiments (given later) indicate the average area overhead to be less than 3.5%, the optimal solution, if di erent, cannot be much better.
In the end we have one nal problem. Now that we have added some test multiplexers to the circuit we will have to bear the burden of testing them too. It will be clear from the implementations that one input (output) port as well as the select input of a test multiplexer is fully controllable (observable). A set of four vectors is enough to test a multiplexer fully. The procedure of getting the required controllability or observability at the other ports is similar to the one used to test ordinary multiplexers used in the data path. However, due to the added controllability or observability advantage, it turns out that test multiplexers are inherently very testable. Since procedure HTA() performs symbolic justi cation and propagation using the CDFG, our methods are applicable to RTL circuits with multicycled, chained and pipelined modules, and loops and conditional branches. In case of RTL circuits that implement CDFGs with conditionals, we provide direct controllability and observability of status signals that are fed from the data path to the controller, as explained in Section 3.2.
We illustrate the above method with an example by reconsidering the DFG of Figure 1 . Suppose we are allowed to use only one adder and one multiplier. To accommodate this requirement the DFG can be scheduled as shown in Figure 6 . The RTL circuit obtained after one possible allocation is shown in Figure 7 (since we are not performing high-level synthesis, we do not have any control over the allocation). On applying HTA to the RTL circuit, we see that the weight of REG 1 is maximum and it is due to its C f g eld. Hence, we multiplex the input of the register with PI-port 1 (see Figure 8) . The test environment of the adder can now be obtained as follows. Suppose some test vector requires v 1 and v 2 respectively at the left and right inputs of the adder. At PI-port 1, we apply (1 ? k 1 ) in cycle 1. This will result in e being 1. In cycle 2 we apply v 1 to PI-port 1 and v 2 to PI-port 2. Simultaneously, we con gure the test multiplexer to select the value at its PI-port 1. Thus, operation + 2 mapped to the adder gets the desired test vectors and its output (f) can be observed at the PO-port as the other input (e) of the operation is 1.
Implementation of the DFT scheme
Having achieved complete module testability in theory, we now have to turn our attention to the 
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To register loads. inputs which have to be controlled. A low overhead solution to this problem is shown in Figure 9 . In this gure the added DFT hardware is shaded grey. (We assume one extra input to the circuit that provides the Test mode signal.) The controller outputs are multiplexed with a data-path PO-port to facilitate testing of the controller 22]. In case of behavioral descriptions with conditionals, the status signals are made directly observable by multiplexing the status signal lines from the data path with a PO-port, and directly controllable by multiplexing the status latch input with a PI-port. A register is added to the RTL circuit which is called the Test Con guration Register (TCR). The input of this register is connected to the low order bits of an input port. The load signal of TCR is connected to the Test pin. Its reset signal is connected to the controller reset (note that only TCR and the controller state register are assumed to be resettable in our scheme; none of the data path registers are assumed to be resettable). TCR feeds: (i) the select signals of the test multiplexers that are added to the circuit, (ii) two bits S 0 and S 1 , that select the input of the output multiplexer and the multiplexer in front of the status latch. The load enables of the data path and controller registers are quali ed with the inverted Test signal to ensure that the data path and controller registers freeze their state while TCR and the status latch are being loaded. Writing into TCR results in the circuit being recon gured to provide controllability and/or observability as required. When we reset TCR, all the test-multiplexer select lines are zeros. Hence, the normal data-path con guration exists. The Test signal and signals S 0 and S 1 should also be zero for normal operation.
Let us now see how the above con guration can be used to test the whole circuit. The data path and the controller are tested separately. While testing the data path, HTA gives a suitable control ow which is achieved by controlling the status latch at appropriate cycles from a PI-port. Signals S 1 and S 0 are set to 1 and 0, respectively, for testing the data path modules other than those that generate the status signals (such as comparators). Only at speci ed cycles, when we need to recon gure the data path using the test multiplexers or dictate a control ow by loading a speci ed value into the status latch, do we assert the test pin. Thus, we freeze the whole circuit for a cycle by asserting the test signal and load TCR with the correct test-multiplexer select pattern and simultaneously load the required status signals from the PI-port. However, in certain cycles, we might need to load either the status latch or TCR, but not both, i.e. we either need to get a new set of conditional inputs to the controller or recon gure the test multiplexers. Since we know the value that should be present in each cycle at the status latch or TCR, we can feed the correct default value to the one that we do not need to load from the PI-port. While testing the data path status signal generators we need to observe the status signals coming out of the data path to get full observability of the outputs of such modules. In this case, we need to keep signal S 0 at 1, whereas signal S 1 is a don't care.
While testing the controller, we can directly control the controller inputs using the PI-port by making signal S 0 high. In this con guration, the controller outputs are also directly observable at the PO-port.
The Test signal should not be high during controller testing as otherwise the controller state register will not load. The signal S 1 is a don't care in this case. Note that the status latch loads by default in all cycles. During testing it loads the value at the PI-port in all cycles. When we need a particular value at the status bits to dictate a control ow during testing, we feed that value from the PI-port while we freeze the rest of the circuit. In other cycles, when the controller behavior is independent of the status bits, the status latch can load any arbitrary value from the PI-port. In some rare cases, it might so happen that the sum of the number of controller output bits and the status output bits (n + m) exceeds the number of output bits of the data path (d). In that case, instead of a 2-to-1 multiplexer at the output port, we will have to use an n-to-1 multiplexer and increase the number of control signals (like S 0 and S 1 ) in TCR. Hence, the observation will have to proceed through multiple cycles while the circuit remains frozen.
Though the above discussion assumed edge-triggered ip-ops and a single-phase clock, similar arguments can be shown to hold for multi-phase and level-triggered clocking schemes as well. Also, in our method, unlike most previous high-level synthesis for testability methods, we do not assume any independent control over the controller outputs (i.e., no scan at the controller/data-path interface).
The data path is actually tested by following the data ow dictated by the controller. Since all the tests can be fed at the normal clock speed of the circuit, at speed testability is also made possible.
Experimental Results
We conducted experiments on seventeen DFGs/CDFGs which perform di erent digital signal processing algorithms. Among them Paulin and Tseng 10] are well-known DFGs previously used in the literature. The Dct examples perform the Discrete Cosine Transform (DCT) using various algorithms and are named after their inventor or the method used. Wdf is an FIR wave digital lter. Elliptic is a fthorder elliptic wave lter. Dist and Chemical are di erent IIR lters used in the industry. Pr1 and Pr2 implement rotation-based DCT algorithms. Out of these examples, Elliptic, Paulin, Tseng, Chemical, Wdf, and Dist have loops in their DFGs (note that even for acyclic DFGs, the RTL circuit can have many loops in it due to resource sharing). Sehwa, Maha and Kim are CDFGs with conditional inputs and are also popularly used in the literature. M.C, Chain and Pipe represent modi ed versions of the Paulin benchmark with multicycled multiplications, chained additions, and two-stage pipelined multiplications, respectively. The data path bit-width was assumed to be 8, 16 or 32 so that the size of the resulting circuits could be handled by the available CAD tools and computing resources (our DFT placement and test generation methods work independently of bit-width; however, experimental results for cases we compare our method against were taking inordinately long time for the larger bit-width versions of the examples).
The circuits were synthesized by three di erent behavioral synthesis systems that try to optimize either area, delay or power during the synthesis process. These results were obtained after technology mapping in the SIS 25] logic synthesis system with the stdcell2 2.genlib CMOS cell library. Table 1 shows the area, delay and power overheads incurred as a result of placing DFT hardware in the area- for the original circuit, the modi ed circuit and the corresponding overhead. Table 2 shows the area, delay and power overheads incurred as a result of placing DFT hardware in power-optimized circuits.
The power-optimized circuits were synthesized by SCALP 24] . Here also a few examples could not be synthesized because conditionals are not supported in SCALP. Table 3 shows the corresponding results for the delay-optimized circuits. These circuits were synthesized by SCALP(delay) i.e. SCALP was made to synthesize the circuits targeting delay minimization instead of power. In Columns 2, 3 and 4 in these tables the bit-width, the literal counts of the original technology mapped controller/data path circuit and the number of ip-ops are given, respectively. Column 5 shows the number of test multiplexers added to the data path to make the circuit testable. In Column 6 the original area of the circuit after technology mapping is shown. Note that this is a relative gure obtained from the layouts of the standard cells. Column 7 gives the mapped area after the circuit has been modi ed with the placement of the extra DFT hardware. The area overhead is given in Column 8. In Columns 9, 10 and 11, corresponding delay values are given. Delay is measured in nanoseconds and re ects the clock period of the circuit. The corresponding power estimates are given in Columns 12, 13 and 14. Power was estimated in milliwatts by SIS at the logic level using the sequential circuit, mapped capacitance and zero delay model. More accurate power estimation could not be done due to the size of the circuits used. The average area overhead, delay overhead, and power overhead are only 2.8%, 0.4%, and 2.6%, respectively, in case of area-optimized circuits (the average is calculated based on the total area/delay/power of all the examples for the original and modi ed cases). For power-optimized circuits the respective gures are 4.7%, 0.6% and 4.8%. The corresponding gures for the delay-optimized circuits are 4.2%, 1.6% and 4.2%. The time column in Tables 1, 2 , and 3 shows the total time taken to complete the whole process of DFT hardware placement in CPU seconds on a SPARCstation 20 with 128 MB of memory. Tables 4, 5 and 6 show the testability results for the area-optimized controller/data path circuits which are augmented by our DFT hardware placement method. Since the size of the test set obtained by our scheme directly depends on the size of the precomputed test sets of the modules, in Table 4 we explore the impact of using C-testable modules. Such modules can be tested with a test set of constant size independent of the bit-width of the module. A ripple-carry adder is inherently C-testable. A multiplier can be made C-testable with very little overhead 27]. The extra input(s) required for making a module C-testable can also be controlled through TCR and hence would not require any extra pins. In Table 4 , Columns 2, 3 and 4 give the fault coverage, test generation time and the test application time obtained by our method on circuits with normal array multipliers. Columns 5, 6 and 7 show the corresponding numbers when C-testable multipliers are used. The fault coverage for our scheme was obtained by fault simulating the gate-level implementation of the controller/data path with our system-level test set using PROOFS 28] . It can be seen that fault coverage and test generation time remain almost the same for the two cases. However, there is a considerable reduction in test application time. Thus, it is advantageous to use C-testable modules in the circuit. The delay and area penalties for using these modules are typically less than 1% for the whole circuit.
In Table 5 , we compare the testability results obtained by our method with HITEC, an e cient gate-level sequential test generator 26] for the circuits modi ed by DFT hardware. For these results, we used C-testable multipliers. Columns 2, 3 and 4 give the fault coverage, test generation time and test application time obtained by our method while Columns 5, 6, and 7 give the corresponding gures obtained by running HITEC on the circuit. The fault coverage by our method is higher in nearly all the cases and above 99% for all examples. The number of stuck-at faults ranged from 75708 in Wdf to 6508 in Sehwa. Whereas HTA was used to generate our data path test set, HITEC was used to derive the controller test set from its gate-level description. Then the two test sets were concatenated to derive our system-level test set. Note that concatenating the test sets is valid because the inputs (outputs) of the controller are directly controllable (observable) through the extra multiplexers added for this purpose, as explained earlier. The test generation time reported for our scheme includes the test generation times for both the controller and data path. It is 2-to-4 orders of magnitude smaller than HITEC. One needs to be careful in comparing test application times. They should be compared only when the fault coverages are comparable since it is well-known that the last few hard-to-detect faults require large test sequences for detection. For comparable fault coverages, the test application times for our scheme are within a factor of two of the times for HITEC.
In Table 6 the impact that DFT hardware has on gate-level sequential test generation is shown. For these experiments we assumed normal modules, i.e not necessarily C-testable. Columns 2, 3 and 4 give the fault coverage, test generation time and test application time obtained by running HITEC give the corresponding numbers obtained after DFT hardware has been added to the circuit. The higher fault coverage coupled with lower test generation times and test application times (when fault coverages are comparable) in the last three columns show that circuits become more testable even from the point of view of gate-level sequential test generation when our method is used to add DFT hardware to the circuits. The CPU times reported in Tables 4, 5 and 6 are on a SPARCstation 4 with 32 MB of memory.
Two reasons why the fault coverage for our method is not 100% are (i) some faults in the controller are sequentially untestable, and (ii) the load signal stuck-at 0 fault of all register ip-ops in the data path are declared to be undetectable by PROOFS. In fact, these load stuck-at 0 faults are detectable by our system-level test set, as explained in 22], based on the multiple observation times technique 29] . Therefore, the fault coverage numbers reported for our scheme in Tables 4 and 5 are pessimistic. The actual fault coverage in nearly all the cases would be even closer to 100%.
We also performed some experiments in which we investigated how the test generation time for our scheme would compare against the full-scan method which just requires gate-level combinational test generation. We used an e cient combinational test generator, TRAN 30] , for this purpose. Since the combinational test generator assumes full scan, such testable circuits would incur signi cant additional overheads as compared to our method. We found that our test generation times were 1-to-3 orders of magnitude smaller than the test generation times for TRAN for a bit-width of 16 or 32. In addition, our test application times were one-to-two orders of magnitude smaller for these bit-widths compared to full scan. In order to examine how di erent methods scale with the data path bit-width, we performed experiments for various controller/data path examples and di erent bit-widths. Figure 10 shows loglinear plots of the test generation time for the controller-data path for our method, HITEC and TRAN versus the bit-width of the data path for the Paulin example synthesized by HYPER and augmented by our method (for these results, normal modules were used; however, the same trend holds even if C-testable modules are used). The x-axis is the bit-width, and the y-axis is log 10 (CPU seconds taken for test generation). These plots indicate that the actual CPU time in seconds taken for test generation by HITEC and TRAN increase drastically with bit-width. In contrast, the plot for our hierarchical test generation method is practically constant with bit-width. Similar results were obtained for other examples as well.
Conclusions
We presented an e ective and practical technique for adding DFT hardware to make circuits synthesized by behavioral synthesis systems hierarchically testable. We gave results for area-, delay-and poweroptimized circuits. For each category, area, delay, and power overheads were small. The time required to determine where to place the DFT hardware was not high for any circuit and test generation was 2-to-4 orders of magnitude faster than HITEC. If C-testable modules are used in the data path then the test application times are within a factor of two for comparable fault coverage. Furthermore, our technique can be used to perform at-speed testing of the controller/data path circuit. The actual fault coverage is close to 100% in nearly all the cases if the load stuck-at 0 faults for the data path register ip-ops, which are in reality tested by our test set, are taken into account.
